

# 55<sup>th</sup> IEEE Semiconductor Interface Specialists Conference





December 11–14, 2024 (Tutorial: December 11)
Catamaran Resort Hotel and Spa, San Diego, CA
www.ieeesisc.org

## **Executive Committee**

J. Rozen, *General Chair* IBM, USA

J. Franco, *Program Chair* imec, Belgium

X. Gong, *Arrangements Chair* National U. of Singapore

P. D. Ye, *Ex-Officio* Purdue U., USA

#### **Program Committee**

J. Borrel CEA/LETI, France

D. Chen ASU, USA

S. Dhar Auburn U., USA

H. Hwang POSTECH, S. Korea

A. Khan Georgia Tech, USA

M. Kobayashi U. Tokyo, Japan

C. W. Liu National Taiwan U., Taiwan

S. Migita AIST, Japan

M. Passlack TSMC, USA

A. Penumatcha Intel, USA

J. Robertson Cambridge U., UK

T. Roy, Duke U., USA

R. Timm Lund U., Sweden

R. Wallace UT Dallas, USA

## **Call for Papers**

The SISC is a workshop-style conference that provides a forum for device engineers, solid state physicists, and material scientists to discuss topics of common interest, formally through invited and contributed presentations, and informally during poster and rump sessions. SISC is sponsored by the IEEE Electron Devices Society and is held right after IEDM.

This year, SISC will be held as a fully in-person event.

The program includes talks and poster presentations (theory and experiment) on the role of <u>materials</u>.

<u>interfaces</u>, <u>and defects</u> on performance and reliability of:



- Logic Devices for future technology nodes (Nanosheet, CFET, VFET, etc.),
- Steep Sub-Threshold slope logic devices (Tunnel FETs, etc.),
- Insulators on **High-Mobility** substrates (SiGe, Ge, etc.),
- Low Dimensional materials and devices,
- Non-Volatile Memory for AI / In-Memory / Neuromorphic Compute (ReRAM, PCM, ECRAM, etc.),
- Ferroelectric devices (FeFET, FeRAM, etc.),
- Amorphous Oxide Semiconductor channel transistors (IGZO, etc.),
- Monolithic and/or Heterogeneous ICs (BEOL, interconnects, packaging, etc.),
- Wide Bandgap semiconductor power devices (SiC, GaN, β-Ga<sub>2</sub>O<sub>3</sub>, etc.),
- Materials and devices for Qubits in Quantum Computing and Cryogenic Electronics,

including machine learning / materials discovery techniques developed and used for their study.

## Confirmed Invited Speakers

Dr. Sandy Liao, TSMC, Taiwan
 CEET Technology for Future Logic S

CFET Technology for Future Logic Scaling

• Dr. Kwangmin Park, Samsung, S. Korea Emerging Memory Landscape

• Prof. Sumeet Gupta, Purdue U., USA

Variability in Hafnia-based Ferroelectrics: A Phase-Field Simulation based Perspective

• Dr. Chris Neumann, Intel, USA

Hafnia-Based FeRAM for High-Density, High-Speed Embedded Memory

• Dr. Adrian Chasin, imec, Belgium

IGZO Thin-Film Transistor Reliability: the Last Standing Roadblock for Memory Applications

• Prof. Siddharth Rajan, The Ohio State U., USA

Device Engineering for High-Performance Gallium Oxide Electronics

### Invited Honorary Lecture

• Prof. Andre Stesmans, KU Leuven, Belgium

Electron Spin Resonance as Powerful Spectroscopy for Assessment of Point Defects in Semiconductor/Insulator Structures: Some Historical Reflections on Interfaces

## Wednesday evening Tutorial

• Prof. Shinichi Takagi, U. Tokyo, Japan

Hafnia-Based Ferroelectric FETs and Capacitors for Low-Power Memory and AI Applications: Physical Understanding of Device Operation and Reliability

A Best Student Presentation Award will be given in memory of E. H. Nicollian.

A Best Poster Award will be given in memory of T. P. Ma.

## Abstract submission deadline extended to July 29, 2024!

Abstract submission, previous technical programs, contact information, etc.: <a href="https://www.ieeesisc.org">https://www.ieeesisc.org</a>