

SISC 2016

**47th IEEE
Semiconductor Interface
Specialists Conference**

December 7-10, 2016
Catamaran Hotel, San Diego, CA
www.ieeesisc.org



CONFERENCE PROGRAM


General Chair: Valeri Afanas'ev

Program Chair: Chris Hinkle

Arrangements Chair: Matthias Passlack

Ex-Officio: Peide Ye

The abstracts reproduced here are for the use of SISC attendees only. Authors are free to publish any of their work presented in this abstract book. To encourage future participants to submit new and unpublished work, conference policy is that these abstracts *may not be referenced*. The presentations themselves, which may be significantly different from the associated abstracts, may be cited “as discussed at the 2016 IEEE SISC, San Diego, CA.”



SISC 2016

**47th IEEE
Semiconductor Interface
Specialists Conference**

December 7-10, 2016
Catamaran Hotel, San Diego, CA
www.ieeesisc.org



Executive Committee

General Chair

V. V. Afanas'ev
U. Leuven
BELGIUM

Program Chair

C. L. Hinkle
UT Dallas
TX

Arrangements Chair

M. Passlack
TSMC
BELGIUM

Ex-Officio

P. D. Ye
Purdue U.
IN

Secretary: **B. Kaczer**, imec, *BELGIUM*

Registration: **A. Treviño Neubarth**, Hospitality and Conference Services, UCSD, *CA*

Technical Program Committee

P. Blaise, LETI
FRANCE

K. Kita, U. Tokyo
JAPAN

R. Clark, TEL
CA

B.-H. Lee, GIST
KOREA

J. Conley, Oregon State U.
OR

C. W. Liu, NTU
TAIWAN

C. Dubourdieu, HZB
GERMANY

C. Marchiori, IBM
SWITZERLAND

M. Fischetti, UT Dallas
TX

T. Oates, TSMC
TAIWAN

M. M. Frank, IBM
NY

R. Pillarisetty, Intel
OR


D. Jena, Cornell U.
NY

J. Robertson, U. Cambridge
UK

Y. Kamata, Toshiba
JAPAN

A. Thean, imec / NUS
BELGIUM / SINGAPORE

W. Zhu, U. Illinois
IL



SISC 2016

**47th IEEE
Semiconductor Interface
Specialists Conference**

December 7-10, 2016
Catamaran Hotel, San Diego, CA
www.ieeesisc.org



SISC Ed Nicollian Award for Best Student Paper

In 1995, the SISC began presenting an award for the best student presentation, in honor of Professor E.H. Nicollian, University of North Carolina at Charlotte. Professor Nicollian was a pioneer in the exploration of the metal-oxide-semiconductor system, particularly in the area of electrical measurements. His efforts were fundamental in establishing the SISC in its early years, and he served as its technical program chair in 1982. With John Brews, he wrote the definitive book, "MOS Physics and Technology," published by Wiley Interscience.

The *SISC Ed Nicollian Award for Best Student Paper* is presented to the lead student author for either an oral or a poster presentation. The winner is chosen by members of the technical program committee at the end of the SISC. The award consists of a plaque, an honorarium, and a permanent mention on the conference web site.


Winner of the 2015 SISC Ed Nicollian Award for Best Student Paper:

Julien Borrel

STMicroelectronics / CEA-LETI / IEMN, France

"At 10nm node, what is the AC impact of dielectric insertions in contact initially meant to decrease the DC contact resistivity?"

with L. Hutin, O. Rozeau, M.-A. Jaud, S. Martinie, E. Dubois, and M. Vinet



SISC 2016

**47th IEEE
Semiconductor Interface
Specialists Conference**

December 7-10, 2016
Catamaran Hotel, San Diego, CA
www.ieeesisc.org



Wednesday Evening Tutorial

Wednesday, December 7, 2016, 8:00 PM


First introduced at SISC 2008, the Wednesday evening Tutorial aims to provide a good foundation in a topic frequently covered at the conference, particularly benefiting students and newcomers to the field. The Tutorial is free to all registered SISC attendees.

T. Theis, Columbia U.

Materials, Devices, and Circuit Architectures for Future Electronics

The continuing evolution of silicon CMOS digital device technology is clearly approaching some important physical limits. Since roughly 2003, the increasing inability to reduce supply voltages combined with physical and economic constraints on power density and total power, has forced designers to limit clock frequencies even as devices have continued to shrink. Either the device physics or the system architecture must change in a fundamental way if computing is to escape this power-performance bottleneck. Recent years have therefore brought a large increase in research funding and interest in new electronic materials, new device concepts enabled by these materials, and new architectures for computing.

This tutorial will begin with a brief high-level survey of the physical possibilities for new approaches to digital computing – from “transistor-like” devices that would operate in more or less conventional circuits to the brave new world of quantum computing. Much of this vast research landscape remains unexplored. I will then survey in more detail two promising classes of digital switching devices that have been the focus of growing research efforts in the last ten years. Transistor-like “steep slope” devices promise to open a new low-voltage design space that is inaccessible to the conventional field effect transistor. Nanomagnetic devices combine the functions of memory and logic in a single device, raising the possibility of profound innovation in circuit and higher-level architecture. Because these device concepts seek to harness new physical principles for digital switching, they are driving interest in materials and heterostructures that are new to electronics. Since none of these emerging devices will be a “drop in” replacement for the FET, devices and circuits must be co-developed and co-optimized. Co-optimization of neuromorphic devices and architectures is one exciting and active research frontier. There will be more in coming years.



SISC 2016

**47th IEEE
Semiconductor Interface
Specialists Conference**



December 7-10, 2016
Catamaran Hotel, San Diego, CA
www.ieeesisc.org

Conference Agenda Overview

Wednesday, December 7, 2016

Registration	6:00 PM – 8:00 PM
Evening Tutorial	8:00 PM – 9:30 PM
Hospitality Room	9:30 PM – Midnight

Thursday, December 8, 2016


Registration	8:00 AM – 5:00 PM
Session 1 – 2D Materials I	8:00 AM – 10:05 AM
Session 2 – Two-Dimensional Transport and Interfaces	10:30 AM – 11:45 AM
Session 3 – Poster Preview Session 1 – 2D and GaN	11:45 AM – 12:25 PM
Session 4 – Ferroelectrics I	2:00 PM – 3:35 PM
Session 5 – III-Vs and Trapping	4:00 PM – 5:35 PM
Session 6 – Poster Preview Session 2 – III-V Interfaces	5:35 PM – 6:01 PM
Poster Session I	7:00 PM – 10:00 PM
Hospitality Room	10:00 PM – Midnight

Friday, December 9, 2016

Registration	8:00 AM – Noon
Session 7 – Ge Interfaces	8:00 AM – 10:00 AM
Session 8 – Ferroelectrics II	10:25 AM – 12:00 PM
Session 9 – Poster Preview Session 3 – Ge and Oxides	12:00 PM – 12:20 PM
Technical Committee / Invited Speaker Luncheon	12:20 PM – 2:00 PM
Session 10 – Interfaces of Novel Materials and Applications	2:00 PM – 3:40 PM
Session 11 – Poster Preview Session 4 – Si, High-k, Wide Bandgap Interfaces	3:40 PM – 4:30 PM
Poster Session II	4:45 PM – 6:45 PM
Conference Banquet and Limerick Contest	7:00 PM – 10:00 PM
Hospitality Room	10:00 PM – Midnight

Saturday, December 10, 2016

Session 12 – 2D Materials II	8:00 AM – 9:20 AM
Session 13 – III-V Interfaces	9:50 AM – 11:25 AM
Session 14 – GaN and SiC	11:25 AM – 12:25 PM



SISC 2016

**47th IEEE
Semiconductor Interface
Specialists Conference**

December 7-10, 2016
Catamaran Hotel, San Diego, CA
www.ieeesisc.org



Conference Program

Wednesday, December 7, 2016

Tutorial

Session Chair: C. L. Hinkle

8:00 PM – 9:30 PM **Tutorial - Materials, Devices, and Circuit Architectures for Future Electronics**, T. Theis, *Columbia U.*

9:30 PM – Midnight Hospitality Room

Thursday, December 8, 2016

8:00 AM Welcome and opening remarks

Session 1 – 2D Materials I

Session Chair: V. V. Afanas'ev

8:10 AM 1.1 **Invited - Addressing Process Integration Challenges for 2D Semiconductor Materials**, R. M. Wallace, *UT Dallas*

8:45 AM 1.2 - **Large Grain WSe₂ and WTe₂ Growth by MBE**, L. A. Walsh¹, R. Yue¹, Y. Nie¹, Q. Wang¹, A. T. Barton¹, N. Lu¹, C. M. Smyth¹, H. Zhu¹, J. Kim¹, Y. J. Chabal¹, L. Colombo², R. M. Wallace¹, M. J. Kim¹, K. Cho¹, and C. L. Hinkle¹, ¹*UT Dallas*, ²*Texas Instruments*

9:05 AM 1.3 - **Scanning Tunneling Microscopy and Spectroscopy of Air Exposure Effects on Metal Dichalcogenides**, J. H. Park¹, S. Vishwanath², X. Liu³, H. Zhou², S. M. Eichfeld⁴, S. K. Fullerton-Shirey⁵, J. A. Robinson⁴, R. M. Feenstra⁶, J. Furdyna³, D. Jena², H. G. Xing², and A. C. Kummel¹, ¹*UCSD*, ²*Cornell U.*, ³*U. Notre Dame*, ⁴*Penn State U.*, ⁵*U. Pittsburgh*, ⁶*CMU*

9:25 AM 1.4 - **Point defects in MoS₂: comparison between DFT simulations and ESR experiments**, M. Houssa¹, K. Iordanidou¹, G. Pourtois², V. V. Afanas'ev¹, and A. Stesmans¹, ¹*U. Leuven, Belgium*, ²*imec, Belgium*

9:45 AM 1.5 - **2D/3D Interfaces: Where the Magic Happens**, J. A. Robinson and D. D. Deng, *Penn State U.*

10:05 AM Coffee break

Session 2 - Two-Dimensional Transport and Interfaces

Session Chair: W. Zhu

10:30 AM 2.1 **Invited - Interface Engineering for High Performance Insulator-Protected MIS Photosynthesis Cells**, P. C. McIntyre, *Stanford U.*

11:05 AM 2.2 - **WSe₂ P-type Transistors Fabricated by Self-Assembled Monolayer for Contact Metal Patterning and Ultrathin Gate Dielectrics**, W. Du^{1,2,3}, T. Kawanago^{1,2,3}, and S. Oda^{1,2,3}, ¹*QNERC, Japan*, ²*Institute of Innovative Research, Japan*, ³*Tokyo Institute of Technology, Japan*

11:25 AM 2.3 - **Towards Nitride-based Dielectric Environment for High Performance MoS₂ FETs**, S. Bhattacharjee, K. L. Ganapathi, H. Chandrasekar, T. Paul, S. Mohan, A. Ghosh, S. Raghavan, and N. Bhat, *IIS Bangalore, India*

Session 3 - Poster Preview Session 1 – 2D and GaN

Session Chair: R. M. Wallace

11:45 AM Opening remarks

11:47 AM 3.1 - **Impact of Ultra-High Vacuum Metal Deposition on Few-Layer MoS₂, Top-Gate Field-Effect-Transistors**, P. Bolshakov¹, P. Zhao¹, C. M. Smyth¹, A. Azcatl¹, P. K. Hurley², R. M. Wallace¹, and C. D. Young¹, ¹*UT Dallas*, ²*Tyndall National Institute, Ireland*

11:49 AM 3.2 - **Band alignment at monolayer MoS₂ and high-k oxide interface by internal photoemission**, Q. Zhang^{1,2}, W. Li^{2,3}, A. G. Birdwell⁴, O. A. Kirillov², G. Cheng², X. Liang³, A. R. Hight Walker², D. J. Gundlach², and N. V. Nguyen², ¹*Theiss Research*, ²*NIST*, ³*Peking U., China*, ⁴*US Army Research Laboratory*

11:51 AM 3.3 - **ESR study of p-type natural 2H-polytype MoS₂ crystals: The As acceptor activity**, A. Stesmans, S. Iacovo, and V. V. Afanas'ev, *U. Leuven, Belgium*

11:53 AM 3.4 - **High energy x-ray photoelectron spectroscopy of Fermi level alignment and Schottky barrier heights on metal - MoS₂ interfaces**, C. McGeough¹, T. Cafolla¹, P. K. Hurley², R. M. Wallace³, and G. Hughes¹, ¹*Dublin City U., Ireland*, ²*Tyndall National Institute, Ireland*, ³*UT Dallas*

11:55 AM 3.5 - **Novel Two-dimensional GeSe-MoS₂ PN Heterojunctions**, W. C. Yap and W. J. Zhu, *UIUC*

11:57 AM 3.6 - **Sulfurization in Sulfur Vapor for Sputtered-MoS₂ Film**, K. Matsuura¹, T. Ohashi¹, I. Muneta¹, S. Ishihara², N. Sawamoto², K. Kakushima¹, K. Tsutsui¹, A. Ogura², and H. Wakabayashi¹, ¹*Tokyo Institute of Technology, Japan*, ²*Meiji U. Japan*

- 11:59 AM 3.7 - **The characterization of CVD growth MoS₂ Back Gate FET with Pd Contact Electrode for Monolayer Ultra-Thin Body Transistor**, M.-H. Hsu¹, F.-A. Tsai¹, L.-X. Luo¹, H.-Y. Huang¹, C.-H. Yeh¹, M.-H. Lee², S.-T. Chang³, M.-C. Chen⁴, K.-S. Li⁴, L.-J. Li⁵, C.-W. Yao⁶, and M.-H. Liao¹, ¹*National Taiwan U., Taiwan*, ²*National Taiwan Normal U., Taiwan*, ³*National Chung Hsing U., Taiwan*, ⁴*National Nano Device Laboratories, Taiwan*, ⁵*King Abdulrahman U. of Science and Technology, Saudi Arabia*, ⁶*Lamar U.*
- 12:01 PM 3.8 - **Low temperature ALD of High-K oxides on 2D materials**, I. Kwak, J. H. Park, and A. C. Kummel, *UCSD*
- 12:03 PM 3.9 - **Band Engineering, Doping and Tunnel FETs with InSe**, Y. Guo¹, H. Lu², and J. Robertson², ¹*U. Swansea, UK*, ²*U. Cambridge, UK*
- 12:05 PM 3.10 - **Characterization of Black Phosphorus Capacitors with Boron Nitride Gate Dielectrics**, J. Liu and W. Zhu, *UIUC*
- 12:07 PM 3.11 - **Enhanced Electrical Stability in Recessed Gate GaN HEMTs on Si using Low-Temperature Atomic Layer Deposited-ZrO₂**, Y.-C. Byun, J.-G. Lee, A. T. Lucero, C. D. Young, M. J. Kim, and J. Kim, *UT Dallas*
- 12:09 PM 3.12 - **AlGaN/GaN MISFETs with GdScO₃ gate dielectric and low interface trap density**, A. Schmid¹, S. Seidel¹, R. Otto¹, T. C. U. Tromm², J. Schubert², and J. Heitmann¹, ¹*TU Bergakademie Freiberg, Germany*, ²*Forschungszentrum Jülich, Germany*
- 12:11 PM 3.13 - **Large Surface Potential Fluctuation at ALD-Al₂O₃/GaN MOS Interfaces**, N. Taoka¹, T. Kubo², T. Yamada¹, T. Egawa², and M. Shimizu¹, ¹*AIST, Japan*, ²*Nagoya Institute of Technology, Japan*
- 12:13 PM 3.14 - **Electron-spin-resonance studies of AlGaN/GaN MIS-HEMT structures with Al₂O₃ and HfO₂ fabricated by atomic layer deposition**, T. Kubo and T. Egawa, *Nagoya Institute of Technology, Japan*
- 12:15 PM 3.15 - **Investigation of atomic layer etching process for AlGaN/GaN HEMT**, K. Kanomaru, J. Kataoka, T. Kikuchi, and S. Ishikawa, *Toshiba, Japan*
- 12:17 PM 3.16 - **Ultrathin Al₂O₃ Plasma-enhanced Atomic Layer Deposition on H₂O-pretreated InAlN/GaN MIS-HEMTs**, S. Ozaki^{1,2}, K. Makiyama^{1,2}, T. Ohki^{1,2}, A. Yamada^{1,2}, J. Kotani^{1,2}, Y. Niida², M. Sato², Y. Kamada², Y. Minoura^{1,2}, M. Sato^{1,2}, N. Okamoto^{1,2}, and N. Nakamura^{1,2}, ¹*Fujitsu, Japan*, ²*Fujitsu Laboratories, Japan*
- 12:19 PM 3.17 - **Characteristics of Fe/pGaN Contact upon Annealing Process**, Y. Ikeuchi¹, T. Hoshii¹, H. Wakabayashi¹, K. Tsutsui¹, H. Iwai¹, K. Kakushima¹, and S. Ishikawa², ¹*Tokyo Institute of Technology, Japan*, ²*Toshiba, Japan*
- 12:21 PM 3.18 - **Total ionizing dose effects on GaN-based HEMTs and MOSHEMTs: Effects of channel thickness and epitaxial MgCaO as gate dielectric**, M. Bhuiyan¹, H. Zhou², S.-J. Chang³, X. Lou⁴, X. Gong⁴, K. Ni⁵, R. Jiang⁵, H. Gong⁵, E. X. Zhang⁵, C.-H. Won⁶, R. G. Gordon⁴, J.-W. Lim³, J.-H. Lee⁶, R. A. Reed⁵, D. M. Fleetwood⁵, P. D. Ye², and T. P. Ma¹, ¹*Yale U.*, ²*Purdue U.*, ³*ETRI, Korea*, ⁴*Harvard U.*, ⁵*Vanderbilt U.*, ⁶*Kyungpook National U., Korea*
- 12:23 PM 3.19 - **Effects of Buffer Leakage on Breakdown Characteristics of AlGaN/GaN HEMTs with a High-k Passivation Layer**, Y. Satoh, H. Hanawa, and K. Horio, *Shibaura Institute of Technology, Japan*
- 12:25 PM Adjourn for lunch

Session 4 – Ferroelectrics I

Session Chair: M. Fischetti

- 2:00 PM 4.1 ***Invited - Material Innovation Ferroelectric Hafnium Oxide: Towards Cheaper Memories, Steeper Slopes and New Value Adders for HKMG***, J. Müller¹, H. Mulaosmanovic², S. Müller^{2,3}, P. Polakowski¹, J. Ocker^{2,3}, M. Noack^{2,3}, S. Riedel¹, T. Ali¹, M. Peši?², U. Schröder², S. Slesazeck², T. Mikolajick^{2,4}, ¹Fraunhofer, Germany, ²NaMLab, Germany, ³Ferroelectric Memory GmbH, Germany, ⁴TU Dresden, Germany
- 2:35 PM 4.2 - **Stabilizing ferroelectric HfO₂: Non-monoclinic phase formation and loss studied by temperature-dependent synchrotron X-ray diffraction**, M. M. Frank¹, A. Carr¹, J. L. Jordan-Sweet¹, C. Lavoie¹, D. Muir², B. Moreno², T. Ando¹, X. Sun¹, C.-W. Cheng¹, A. Pyzyna¹, and V. Narayanan¹, ¹IBM Research, ²Canadian Light Source, Canada
- 2:55 PM 4.3 - **Influence of top electrode material on HfO₂ based OxRAM performances**, M. Azzaz^{1,2}, E. Vianello², B. Sklenard², E. Jalaguier², S. Blonkowski¹, A. Roule², S. Bernasconi², C. Charpin², C. Cagli², S. Jeannot¹, S. Denorme¹, P. Candelier¹, C. Fenouillet-Beranger², and L. Perniola², ¹STMicroelectronics, France, ²CEA LETI, France
- 3:15 PM 4.4 - **Drawback of Large Coercive Fields in HfO₂-based Ferroelectric Thin Films from the Standpoint of Dielectric Breakdown**, S. Migita¹, H. Ota¹, H. Yamada¹, A. Sawa¹, and A. Toriumi², ¹AIST, Japan, ²U. Tokyo, Japan
- 3:35 PM Coffee break

Session 5 – III-Vs and Trapping

Session Chair: L.-E. Wernersson

- 4:00 PM 5.1 ***Invited - Perspective on III-V Tunnel-FETs: bridging the gap between ideal device design and experimental realizations through calibration***, A. S. Verhulst¹, Q. Smets¹, J. Bizindavyi^{1,2}, D. Verrecek^{1,2}, S. El Kazzi¹, A. Alian¹, J. Franco¹, Y. Mols¹, A. Vandooren¹, R. Rooyackers¹, D. Lin¹, A. Mocuta¹, B. Sorée^{1,2,3}, G. Groeseneken^{1,2}, N. Collaert¹, and M. M. Heyns^{1,2}, ¹imec, Belgium, ²U. Leuven, Belgium, ³U. Antwerp, Belgium
- 4:35 PM 5.2 - **Characterization of Electrical and Physical Properties of W/La₂O₃/InGaAs MOS Interfaces**, C.-Y. Chang^{1,2}, C. Yokoyama^{1,2}, M. Takenaka^{1,2}, and S. Takagi^{1,2}, ¹U. Tokyo, Japan, ²JST-CREST, Japan
- 4:55 PM 5.3 - **Random Telegraph Noise on InGaAs Tunneling Field Effect Transistor**, M. Si¹, C.-J. Su², and P. D. Ye¹, ¹Purdue U., ²National Nano Device Laboratories, Taiwan
- 5:15 PM 5.4 - **Rethinking Charge trapping and detrapping dynamic without the sheet-charge approximation**, K. P. Cheung, J. P. Campbell, and D. Veksler, NIST

Session 6 - Poster Preview Session 2 – III-V Interfaces

Session Chair: M. Houssa

- 5:35 PM 6.1 - **Trap characterization and capacitance-voltage hysteresis of Al₂O₃/InGaAs gate stacks**, K. Tang¹, F. Palumbo², R. Droopad³, and P. C. McIntyre¹, ¹Stanford U., ²National Scientific and Technical Research Council, Argentina, ³Texas State U.
- 5:37 PM 6.2 - **Atomic structure of Al₂O₃/InAs(100) interface with a pre-oxidized (3×1)-O surface**, M. Tuominen¹, J. Mäkelä¹, J. Dahl¹, M. Yasir¹, J. Lång¹, M. Kuzmin¹, S. Granroth¹, M. Laitinen², R. Félix³, M. P. J. Punkkinen¹, P. Laukkanen¹, and K. Kokko¹, ¹U. Turku, Finland, ²U. Jyväskylä, Finland, ³Helmholtz-Zentrum Berlin, Germany
- 5:39 PM 6.3 - **Improvement of GaAsSb MOS interface properties by using ultrathin InGaAs interfacial layers**, T. Gotow^{1,3}, M. Mitsuhabara^{2,3}, T. Hoshi^{2,3}, H. Sugiyama^{2,3}, M. Takenaka^{1,3}, and S. Takagi^{1,3}, ¹U. Tokyo, Japan, ²NTT Device Technology Laboratories, Japan, ³JST-CREST, Japan
- 5:41 PM 6.4 - **Temperature dependent border trap response produced by a defective interfacial oxide layer in Al₂O₃/InGaAs gate stacks**, K. Tang¹, A. C. Meng¹, R. Droopad², and P. C. McIntyre¹, ¹Stanford U., ²Texas State U.
- 5:43 PM 6.5 - **Rebooting the interfacial knowledge of high-k dielectrics on In_{0.53}Ga_{0.47}As(001)-4x2**, Y. H. Lin¹, Y. T. Cheng², W. S. Chen², K. Y. Lin¹, H. W. Wan¹, C. P. Cheng³, T. W. Pi², J. Kwo⁴, and M. Hong¹, ¹National Taiwan U., Taiwan, ²National Synchrotron Radiation Research Center, Taiwan, ³National Chiayi U., Taiwan, ⁴National Tsing Hua U., Taiwan
- 5:45 PM 6.6 - **Modification of the Al₂O₃/GaAs junction with novel crystalline un-reconstructed (1x1)-InO interface structure**, J. Mäkelä¹, M. Tuominen¹, J. Dahl¹, M. Yasir¹, J. Lång¹, M. Kuzmin¹, S. Granroth¹, M. Lastusaari¹, R. Félix², M. P. J. Punkkinen¹, P. Laukkanen¹, and K. Kokko¹, ¹U. Turku, Finland, ²U. Jyväskylä, Finland, ³Helmholtz-Zentrum Berlin, Germany
- 5:47 PM 6.7 - **The impact of an HBr/Ar atomic layer etch (ALE) process for InGaAs vertical nanowire diameter reduction on the interface between InGaAs and in-situ ALD deposited HfO₂**, X. Li, Y.-C. Fu, D. A. J. Millar, U. Peralagu, M. Steer, and I. G. Thayne, U. Glasgow, UK
- 5:49 PM 6.8 - **Relevance of GaAs(001) surface electronic structure for high frequency dispersion on n-type accumulation capacitance**, W. S. Chen¹, Y. H. Lin², Y. T. Cheng³, K. Y. Lin², T. W. Chang², H. W. Wan², C. P. Cheng³, T. W. Pi¹, J. Kwo⁴, and M. Hong², ¹National Synchrotron Radiation Research Center, Taiwan, ²National Taiwan U., Taiwan, ³National Chiayi U., Taiwan, ⁴National Tsing Hua U., Taiwan
- 5:51 PM 6.9 - **Elemental diffusion study of InAs/Al₂O₃ interface by photoemission spectroscopy**, X-L. Wang¹, Y. Sun¹, Y. Liu¹, W. Wang¹, H. Wang¹, Y. Zhu¹, W-W. Wang¹, W-H. Wang¹, X. Xie², J-O. Wang³, H. Liu¹, and H. Dong¹, ¹Nankai U., China, ²HEBUT, China, ³IHEP, China
- 5:53 PM 6.10 - **Systematic Study on Plasma Enhanced Atomic Layer Deposited Al₂O₃ on n GaN**, E. Bahat Treidel¹, F. Naumann², H. Gargouri², O. Hilt¹, B. Martinez¹, and J. Würfl¹, ¹FBH, Germany, ²SENTECH Instruments, Germany

- 5:55 PM 6.11 - **Electrical Conductivity and Interface Configurations Across Wafer Bonded III-V Interfaces**, M. Liao, M. Yee, and M. S. Goorsky, *UCLA*
- 5:57 PM 6.12 - **InP thin film transfer onto GaAs using titanium bonding for high efficiency photovoltaic applications**, C. Cadieux¹, C. Taillandier¹, M. Rabarot¹, J. M. Fabbri¹, and E. Guiot², ¹*U. Grenoble Alpes, France*, ²*SOITEC, France*
- 5:59 PM 6.13 - **Effect of in-situ H₂ Plasma Clean on TiN/HfO₂/Al₂O₃/In_{0.53}Ga_{0.47}As gate stacks formed using plasma-enhanced atomic layer deposition**, É. O'Connor, V. Djara, V. Deshpande, M. Sousa, R. Grundbacher, D. Caimi, J. Fompeyrine, and L. Czornomaz, *IBM Research, Switzerland*
- 6:01 PM Adjourn

Poster Session I

Session Chairs: C. L. Hinkle and M. Passlack

7:00 PM – 10:00 PM Poster Session I

10:00 PM – Midnight Hospitality room

Friday, December 9, 2016

Session 7 – Ge Interfaces

Session Chair: A. Kummel

- 8:00 AM Morning announcement and opening remarks
- 8:05 AM 7.1 **Invited - Critical issues and Challenges of High k Gate Stacks for Ge/GOI MOSFETs**, S. Takagi, M. Ke, Y. Xiao, R. Zhang, and M. Takenaka, *U. Tokyo, Japan*
- 8:40 AM 7.2 - **Ge Oxidation is not by Deal-Grove Mechanism**, H. Li and J. Robertson, *Cambridge U., UK*
- 9:00 AM 7.3 - **High Performance Ge pMOSFETs with Minimized Ge⁺¹ and Ge⁺² in GeOx Interfacial Layer**, J. Huang, S. H. Yi, C. W. Hsu, T. Y. Wu, and K. S. Chang-Liao, *National Tsing Hua U., Taiwan*
- 9:20 AM 7.4 - **The role of surface chemistry for the nucleation of Al₂O₃ on Ge(100) in atomic layer deposition**, Y. Zheng¹, S. Hong¹, G. Psolfogiannakis¹, G. B. Rayner Jr², S. Datta³, A. C. T. van Duin¹, and R. Engel-Herbert¹, ¹Penn State U., ²Kurt J. Lesker Co., ³U. Notre Dame
- 9:40 AM 7.5 - **Yttrium passivation of defects in GeO₂ and GeO₂/Ge interfaces**, H. Li and J. Robertson, *Cambridge U., UK*
- 10:00 AM Coffee break

Session 8 – Ferroelectrics II

Session Chair: J. Muller

- 10:25 AM 8.1 **Invited - Negative Capacitance and Its Implications for Low Voltage Transistors**, S. Salahuddin, *UC Berkeley*
- 11:00 AM 8.2 - **Investigating pulse responses of HfO₂ ferroelectric film**, X. Sun, T. Ando, P. M. Solomon, A. Pyzyna, M. M. Frank, J.-P. Han, C.-C. Yeh, and V. Narayanan, *IBM Research*
- 11:20 AM 8.3 - **Impact of Top and Bottom Conductive Layers on Electrical and Material Properties of Ferroelectric Aluminum Doped HfO₂**, K. Florent^{1,2}, M. Popovici¹, S. Lavizzari¹, L. Di Piazza¹, G. Groeseneken^{1,2}, and J. Van Houdt^{1,2}, ¹imec, *Belgium*, ²U. Leuven, *Belgium*
- 11:40 AM 8.4 - **A Study of Depolarization Field and Related Retention in HfO₂-based Ferroelectric Field Effect Transistors**, N. Gong and T. P. Ma, *Yale U.*

Session 9 - Poster Preview Session 3 – Ge and Oxides

Session Chair: P. McIntyre

- 12:00 PM Opening remarks
- 12:02 PM 9.1 - **Evaluation of heat transport properties for Al₂O₃ gate insulator on Ge substrates**, N. Uchida, W.-H. Chang, H. Hattori, and T. Maeda, *AIST, Japan*
- 12:04 PM 9.2 - **Epi Ge(001)-2×1 surface aimed for high-k deposition: An electronic-structure study**, Y. T. Cheng¹, W. S. Chen², Y. H. Lin³, H. W. Wan³, K. Y. Lin³, S. Wang¹, C. P. Cheng¹, T. W. Pi², J. Kwo⁴, and M. Hong³, ¹*National Chiayi U., Taiwan*, ²*National Synchrotron Radiation Research Center, Taiwan*, ³*National Taiwan U., Taiwan*, ⁴*National Tsing Hua U., Taiwan*
- 12:06 PM 9.3 - **Selective Etching of Silicon in Preference to Germanium**, C. F. Ahles¹, J. Y. Choi¹, R. Yang², and A. C. Kummel¹, ¹*UCSD*, ²*LAM Research*
- 12:08 PM 9.4 - **Terahertz non-contact 3D sub-surface imaging of SiGe interfaces and stacking faults**, A. Rahman and A. K. Rahman, *Applied Research & Photonics*
- 12:10 PM 9.5 - **Passivation and photo/electro luminescence of Ge/GeSn/Ge quantum wells**, C.-Y. Lin¹, F.-L. Lu¹, C. W. Liu^{1,2}, Y.-C. Huang³, H. Chung³, and C.-P. Chang³, ¹*National Taiwan U., Taiwan*, ²*National Nano Device Laboratories, Taiwan*, ³*Applied Materials*
- 12:12 PM 9.6 - **Scaled tri-layer gate oxide for GeSn nanoelectronics**, C. Schulte-Braucks^{1,3}, R. Pandey², M. Barth², N. von den Driesch¹, P. Sharma³, B. Rayner⁴, S. Mantl¹, D. Buca¹, and S. Datta², ¹*Forschungszentrum Jülich, Germany*, ²*Penn State U.*, ³*U. Notre Dame*, ⁴*Kurt J. Lesker Co.*
- 12:14 PM 9.7 - **Wider Memory Window in Ta₂O₅ RRAM by Doping**, N. Sedghi¹, H. Li², I. Brunell¹, R. Potter¹, S. Hall¹, P. R. Chalker¹, Y. Guo², and J. Robertson², ¹*U. Liverpool, UK*, ²*Cambridge U., UK*
- 12:16 PM 9.8 - **Ferroelectric HfO₂ MIS Capacitor and MISFET on Oxide Semiconductors**, L. Xu¹, S. Shibayama¹, T. Nishimura¹, T. Yajima¹, S. Migita², and A. Toriumi¹, ¹*U. Tokyo, Japan*, ²*AIST, Japan*
- 12:18 PM 9.9 - **Significant Enhancement of Operation Speeds in Flash Devices with Advanced Gate Structures by Si₃N₄/HfO₂ Stack Charge-trapping Layers for 3D Memory Applications**, P. G. Wu, K. S. Chang-Liao, H. K. Fang, C. H. Cheng, and Y. C. Yu, *National Tsing Hua U., Taiwan*
- 12:20 PM Adjourn for lunch
- 12:20 PM – 2:00 PM Committee / Invited speaker luncheon

Session 10 – Interfaces of Novel Materials and Applications

Session Chairs: C. L. Hinkle

- 2:00 PM Opening remarks
- 2:05 PM 10.1 *Invited - 2D/3D Tunnel FETs: Toward Green Transistors and Sensors*, K. Banerjee, *UCSB*

- 2:40 PM 10.2 - **High Performance Depletion/Enhancement-Mode β -Ga₂O₃ on Insulator (GOOI) Field-Effect Transistors with Record Drain Currents of 600/450 mA/mm**, H. Zhou, M. Si, S. Alghamdi, G. Qiu, L. Yang, and P. D. Ye, *Purdue U.*
- 3:00 PM 10.3 - **Molecular Beam Epitaxy grown NbO₂ thin films for selector devices**, T. Hadamek¹, A. B. Posadas¹, J. Park², E. Cha², H. Hwang², and A. A. Demkov¹, ¹*UT Austin*, ²*Pohang U. Science and Technology, Korea*
- 3:20 PM 10.4 - **Making High-performance Low-power Transistors out of Imperfect Materials using Two-dimensional Topological Insulators**, W. G. Vandenberghe and M. V. Fischetti, *UT Dallas*

Session 11 - Poster Preview Session 4 – Si, High-k, Wide Bandgap Interfaces

Session Chair: P. D. Ye

- 3:40 PM 11.1 - **New Observation of Anomalous RTN Featuring Two Metastable Trap States in Nanoscale MOSFET with HfO₂ Gate Dielectric**, S. Guo¹, R. Wang¹, Y. Wang¹, and R. Huang¹, *Peking U., China*
- 3:42 PM 11.2 - **Performance of Hybrid p-channel Trench Poly-Si Junctionless Field-Effect Gate-All-Around Transistors**, V. Thirunavukkarasu^{1,2}, C. H. Cheng², Y. R. Lin², E. D. Kurniawan^{1,2}, and Y. C. Wu², ¹*Academia Sinica, Taiwan*, ²*National Tsing Hua U., Taiwan*
- 3:44 PM 11.3 - **Tensile strain recovery and dopant re-activation using laser annealing**, F.-L. Lu¹, and I.-H. Wong¹, S.-H. Huang¹, and C. W. Liu^{1,2}, ¹*National Taiwan U., Taiwan*, ²*National Nano Device Laboratories, Taiwan*
- 3:46 PM 11.4 - **Oxygen-bond switching at GeO₂/Si interface in UHV annealing**, W. Song and A. Toriumi, *U. Tokyo, Japan*
- 3:48 PM 11.5 - **Determination of Schottky barrier height prior to metal formation**, C. P. Cheng¹, W. S. Chen^{1,2}, K. Y. Lin³, G. J. Wei¹, Y. T. Cheng¹, Y. H. Lin³, H. W. Wan³, T. W. Pi², R. T. Tung⁴, J. Kwo⁵, and M. Hong³, ¹*National Chiayi U., Taiwan*, ²*National Synchrotron Radiation Research Center, Taiwan*, ³*National Taiwan U., Taiwan*, ⁴*CUNY*, ⁵*National Tsing Hua U., Taiwan*
- 3:50 PM 11.6 - **Determination of Barrier Heights between Amorphous Metals and SiO₂, Al₂O₃, and HfO₂ using Internal Photoemission Spectroscopy**, M. A. Jenkins¹, T. Klarr¹, D. Austin¹, J. McGlone¹, L. Wei², N. Nguyen², J. F. Wager¹, J. F. Conley Jr¹, ¹*Oregon State U.*, ²*NIST*
- 3:52 PM 11.7 - **Low Temperature Thermal ALD BN from N₂H₄ + BCl₃ on Si_{0.7}Ge_{0.3}(001)**, S. Wolf¹, M. Edmonds¹, K. Sardashti¹, M. Clemons¹, E. Yieh², H. Ren², S. Nemani², D. Alvarez³, and A. C. Kummel¹, ¹*UCSD*, ²*Applied Materials*, ³*Rasirc, Inc.*
- 3:54 PM 11.8 - **Reconsideration of metal work function on semiconductors from metal-induced gap states viewpoint**, T. Nishimura, S. Matsumoto, T. Yajima, and A. Toriumi, *U. Tokyo, Japan*
- 3:56 PM 11.9 - **Investigation of microelectronics interfaces using neutron reflectometry**, A. Ponard¹, J. Segura-Ruiz², G. Imbert¹, P. Gutfreund², and R. Cubitt², ¹*STMicroelectronics, France*, ²*Institut Laue Langevin, France*

- 3:58 PM 11.10 - **Simulation-Aided Characterization of Oxide Interface Traps for FinFETs**, J.-L. Lai¹, M.-H. Chiang¹, W.-C. Hsu¹, G.-L. Luo², and K. Wu²,
¹*National Cheng Kung U., Taiwan*, ²*National Nano Device Laboratories, Taiwan*
- 4:00 PM 11.11 - **Role of Fixed Charge on Schottky Barrier Height of Metal Insulator Semiconductor Tunnel Structures**, R. J. Marstell and N. C. Strandwitz, *Lehigh U.*
- 4:02 PM 11.12 - **Spontaneous growth of Single Crystalline Layers Induced by the Asymmetry of Organic Metallic Molecules**, J. H. Park¹, L. Ravavar², I. Kwak¹, S. K. Fullerton-Shirey³, P. Choudhury², A. C. Kummel¹, ¹*UCSD*, ²*New Mexico Tech.*, ³*U. Pittsburgh*
- 4:04 PM 11.13 - **Comparative study of the Al₂O₃/β-(−201)Ga₂O₃ and Al₂O₃/β-(010)Ga₂O₃ interfaces through photo-assisted C-V measurements**, S. Alghamdi, H. Zhou, M. Si, and P. D. Ye, *Purdue U.*
- 4:06 PM 11.14 - **A New Approach to Heterointerface Characterization: Multiple Field/Frequency Spin Dependent Charge Pumping and Bipolar Amplification Effect Spin Dependent Recombination**, M. A. Anders¹, P. M. Lenahan¹, and A. J. Lelis², ¹*Penn State U.*, ²*U.S. Army Research Laboratory*
- 4:08 PM 11.15 - **A Distributed Model for Near-Interface Traps in 4H-SiC MOS Capacitors**, X. F. Zhang¹, D. Okamoto¹, T. Hatakeyama², M. Sometani², S. Harada², R. Kosugi², N. Iwamuro¹, and H. Yano¹, ¹*U. Tsukuba, Japan*, ²*AIST, Japan*
- 4:10 PM 11.16 - **Influence of Interface ALD-SiO₂ Layer for Lanthanum Silicate Gate Dielectrics for 4H-SiC MOS Capacitors**, Y. M. Lei¹, T. Kaneko¹, H. Wakabayashi¹, K. Tsutsui¹, H. Iwai¹, K. Kakushima¹, M. Furuhashi², S. Tomohisa², and S. Yamakawa², ¹*Tokyo Institute of Technology, Japan*, ²*Mitsubishi Electric, Japan*
- 4:12 PM 11.17 - **Characterization of Traps at Nitrided SiO₂/SiC Interfaces near the Conduction Band Edge by using Hall Effect Measurements**, T. Hatakeyama¹, Y. Kiuchi¹, M. Sometani¹, D. Okamoto², S. Harada¹, H. Yano², Y. Yonezawa¹, and H. Okumura¹, ¹*AIST, Japan*, ²*U. Tsukuba, Japan*
- 4:14 PM 11.18 - **Al₂O₃ Dielectric Layers on Hydrogen-Terminated Diamond: Controlling Surface Conductivity**, Y. Yang, F. A. Koeck, M. Dutta, H. Surdi, S. Chowdhury, and R. J. Nemanich, *Arizona State U.*
- 4:16 PM 11.19 - **Are dangling bonds important defects at the SiC/SiO₂ interface?**, M. A. Anders¹, P. M. Lenahan¹, and A. J. Lelis², ¹*Penn State U.*, ²*U.S. Army Research Laboratory*
- 4:18 PM 11.20 - **Atomistic modeling of surfaces and interfaces beyond the slab approach**, A. Blom, P. A. Khomyakov, T. Markussen, and D. Stradi, *QuantumWise, Denmark*
- 4:20 PM 11.21 - **Systematic Thermal Dynamic Modeling Applied in Gate Stacks**, H. L. Chang, C. T. Chang, and C. T. Kuo, *Samsung Electronics, Korea*
- 4:22 PM 11.22 - **An Improved model for Tunneling Probability in HKMG MOS transistors with correction in WKB Approximation**, A. Ojha and N. R. Mohapatra, *IIT Gandhinagar, India*
- 4:24 PM 11.23 - **Radiation induced charge trapping in epitaxial La₂O₃ gate dielectric grown on GaAs**, M. Bhuiyan¹, X. Lou², X. Gong², H. Zhou³, K. Ni⁴, R. Jiang⁴, H. Gong⁴, E. X. Zhang⁴, R. G. Gordon², R. A. Reed⁴, D. M. Fleetwood⁴, P. D. Ye³, and T. P. Ma¹, ¹*Yale U.*, ²*Harvard U.*, ³*Purdue U.*, ⁴*Vanderbilt U.*

4:26 PM 11.24 - **Impacts of Ti incorporation on the electrical properties and reliability of GaAs metal-oxide-semiconductor capacitors with high-k NdTiON as gate dielectric**, L. N. Liu¹, H. W. Choi¹, J. P. Xu², and P. T. Lai¹, ¹*U. Hong Kong, Hong Kong*, ²*Huazhong U. Science and Technology, China*

Poster Session II

Session Chairs: C. L. Hinkle and M. Passlack

4:45 PM – 6:45 PM Poster Session II

7:00 PM – 10:00 PM Conference banquet and Limerick contest

10:00 PM – Midnight Hospitality room

Saturday, December 10, 2016

Session 12 – 2D Materials II

Session Chair: W. G. Vandenberghe

- 8:00 AM 12.1 - **Contacts on WSe₂: Interface Chemistry and Band Alignment**, C. M. Smyth¹, R. Addou¹, S. McDonnell², J. Kim¹, C. L. Hinkle¹, and R. M. Wallace¹, ¹*UT Dallas, ²U. Virginia*
- 8:20 AM 12.2 - **Tuning transport at the graphene/TMD interface**, D. D. Deng¹, S. Subramanian¹, K. Zhang¹, G. R. Bhimanapati¹, T. S. Mayer², and J. A. Robinson¹, ¹*Penn State U., ²Virginia Tech*
- 8:40 AM 12.3 - **High Performance Functionalisation-free HfO₂ Top Gate for MoS₂ FETs with 6 nm EOT and SS_{min}~60 mV/decade**, S. Bhattacharjee, K. L. Ganapathi, S. Mohan, and N. Bhat, *IIS Bangalore, India*
- 9:00 AM 12.4 - **High field transport of high performance black phosphorus transistors**, X. Li, T. Li, and Y. Wu, *Huazhong U. Science and Technology, China*
- 9:20 AM Coffee Break

Session 13 – III-V Interfaces

Session Chair: J. Robertson

- 9:50 AM 13.1 *Invited - III-V Nanowire MosFETs and Tunnel FETs*, L.-E. Wernersson, *Lund U., Sweden*
- 10:25 AM 13.2 - **Effect of DEZn Surface Treatment on Sulfur-Passivated InGaAs with Atomic Layer Deposited High-k Film**, J.-G. Lee¹, Y.-C. Byun¹, Y. J. Oh¹, D. Narayan¹, A. T. Lucero¹, K. Cho¹, C. D. Young¹, H. Kim², and J. Kim¹, ¹*UT Dallas, ²Sungkyunkwan U., Korea*
- 10:45 AM 13.3 - **Understanding Device Quality High-k/InAs/GaSb Gate Stack**, T. Vasen¹, S. W. Wang¹, R. Contreras-Guerrero², J. Rojas-Ramirez², G. Doornbos¹, T. K. Chen³, G. Hsieh³, P. Ramvall¹, G. Vellianitis¹, R. Oxland¹, M. C. Holland¹, R. Droopad², Y.-C. Yeo³, and M. Passlack¹, ¹*TSMC, Belgium, ²Texas State U., ³TSMC, Taiwan*
- 11:05 AM 13.4 - **ALD Oxides In-situ on InGaAs - Perfecting Interfacial Electronic Structures in Pushing High-Performance Inversion-Channel MOSFETs**, H. W. Wan¹, K. Y. Lin¹, M. H. Chen¹, L. B. Young¹, Y. H. Lin¹, Y. C. Chang¹, T. D. Lin¹, Y. T. Cheng², W. S. Chen², S. H. Chen³, T. W. Pi², J. Kwo⁴, and M. Hong^{1,3}, ¹*National Taiwan U., Taiwan, ²National Synchrotron Radiation Research Center, Taiwan, ³National Nano Device Laboratories, Taiwan, ⁴National Tsing Hua U., Taiwan*

Session 14 – GaN and SiC

Session Chair: R. Nemanich

11:25 AM 14.1 - **Gate Voltage Dependence of 1/f noise of GaN/AlGaN HEMTs**, P. Wang, R. Jiang, E. X. Zhang, H. Gong, S. Zhao, R. D. Schrimpf, and D. M. Fleetwood, *Vanderbilt U.*

11:45 AM 14.2 - **First-Principles Study of GaN Surface Electronic Structures with Ga, O or N Adatom**, Z. Zhang, B. Li, X. Tang, Q. Qian, M. Hua, B. Huang, and K. J. Chen, *Hong Kong U. Science and Technology, Hong Kong*

12:05 PM 14.3 - **Properties of SiC Schottky Junction with Laminated Molybdenum/Carbon Electrode**, T. Suzuki¹, H. Wakabayashi¹, K. Tsutsui¹, H. Iwai¹, H. Nohira², and K. Kakushima¹, ¹*Tokyo Institute of Technology, Japan*, ²*Tokyo City U., Japan*

12:25 PM Closing remarks and adjourn