Semiconductor Interface Specialists Conference SISC 2008 San Diego, CA, USA December 10, 2008

# Introduction to Charge Pumping and Its Applications

Guido Groeseneken IMEC – KU Leuven

#### Purpose

- To explain the basic principles of the charge pumping technique for characterising the interface charge in MOSFET's
- To illustrate the application of the technique for the analysis of the degradation of MOSFET's and MOS-related devices, for energy and spatial profiling of interface traps
- To discuss the effect of oxide thickness scaling and how Charge pumping can successfully be used for analysing high k dielectrics
- Targeting both novices as well as experts in the field

#### PURPOSE OF CHARGE PUMPING

TEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. ED-16, NO. 3, MARCH 1969

Charge Pumping in MOS Devices

I. STEPHEN BRUGLER, MEMBER, IEEE, AND PAUL G. A. JESPERS, SENIOR MEMBER, IEEE

Abstract-Gate pulses applied to MOS transistors were found to stimulate a net flow of charge into the substrate. Investigation of this effect revealed a charge-pumping phenomeonon in MOS gatecontrolled-diode structures. A first-order theory is given, whereby the injected charge is separated into two components. One comconent involves coupling via fast surface states at the Si-SiO, interface under the gate, while the other involves recombination of free inversion-layer charge into the substrate.

INTRODUCTION-THE BASIC EXPERIMENT

URING the course of evaluating enhancementtype MOS transistors for a very-low-level switching application, a spurious signal having magnitude of a few percent of the expected capacitive transients was observed. The evidence suggested that a net charge was being injected across source- and drain-substrate junctions when gate pulses were applied.

The experiment of Fig. 1 clarified the effect. The substrate current of an MOS transistor was smoothed by a equacitor and fed to a de ammeter. Source and drain were shorted and reverse biased ( $V_R < 0$ ). In the absence of any gate pulses, the ammeter simply indicated the junctions' negative reverse leakage currents. When the n-type substrate was periodically inverted by negative gate pulses of width T, the current reversed polarity and became positive. Its magnitude increased with gate pulse frequency, becoming linear when leakage effects were swamped. If the reverse voltage was zero, the dc substrate current was linearly proportional to frequency over the limits of the measuring equipment. This is shown by Fig. 2 for the case of a 2N4066 transistor. This linearity is clearly indicative of a "charge pumping" action whereby a fixed charge is measured at each gate pulse. Since no dc component of the measured magnitude can flow through the oxide, this charge must be injected across the junctions. A current of 1.3 nA was measured at a 1-kHz frequency, so the charge delivered per pulse was 1.3 pC. Note that current is able to flow in the forward direction, opposite to the leakages even if the junctions are reverse biased. This means that power is being transferred from the pulse source to the battery.

The magnitude of the substrate current at a fixed frequency is plotted as a function of gate voltage in Fig. 3 for three values of junction bias. A threshold gate voltage is seen to exist, below which no current is

Manuscript received July 11, 1968; revised December 4, 1968. This work was supported by the Joint Electronics Program under Contract, was supported by the Joint Electronics Program under []. S. Bergler is with Stanford University, Stanford, Calif. Program Lingspers is with the Catholic University of Louvain, Louvain AL-Loppers is with the Catholic University of Louvain,

ouvain, Belgium.



293

Fig. 1. Basic MOS charge pumping experiment.



Fig. 2. Dc substrate current versus gate pulse frequency.



Fig. 3. Dc substrate current versus gate voltage.

measured. As the gate pulse amplitude increase sharp rise in current is observed, followed by sation. The current remains saturated up to the d voltage limits, except when  $V_B = 0$ , in which cascurrent plot curves upward at higher gate volt

3

	INDIRECT TECHNIQUES	DIRECT TECHNIQUES
MOS- Capacitors	• LF-CV • HF-CV	<ul> <li>Conductance (without gate leakage)</li> <li>DLTS</li> </ul>
MOS- Transistors	<ul> <li>Weak inversion</li> <li>1/f Noise</li> </ul>	<ul> <li>Current DLTS</li> <li>DCIV</li> <li>Charge pumping</li> </ul>

**Classification of interface characterisation techniques** 



# What can charge pumping do?

- Measure the interface state density at the Sisubstrate/gate oxide interface
- Resolution <10<sup>9</sup> states/cm<sup>2</sup> or better, single trap capability
- Determine separate shifts in threshold and flatband voltages from interface trap generation
- Determine the energy distribution of interface states
- Give information on spatial position of interface states in the source-drain direction and/or in the depth direction
- Measure inversion charge density
- In high-k with thin interface layer : measure density of bulk high-k states

# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

What is charge pumping ?

It's a method that works in 2 steps First electrons are captured on traps Then we pump in a hole Causing current with the goal To be proportional to the density of traps



# Basic principle of charge pumping



# Sweeping between inverse and accumulation





9

# Charge pumping: 1<sup>st</sup> order understanding



#### SIMPLE OPERATING CHARGE PUMPING PRINCIPLE



© imec 2008 11

# Simple operating principle



#### **Method B**

Pulse level in inversion is fixed Pulsing the surface into accumulation with increasing amplitudes

#### Method A

Pulse level in accumulation is fixed

Pulsing the surface into inversion with increasing amplitudes

#### SIMPLE OPERATING PRINCIPLE





#### <u>Method C</u>

Varying the pulse base level from inversion to accumulation while keeping the pulse amplitude constant

# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

Is this model correct ?

In reality there is a bit more to it 'cause the electrons in the traps can emit And the holes do as well So the theory becomes a hell And so we are in a very big sh.t







Detailed balance in conduction band:

$$\frac{dn}{dt} = e_n n_T - K_n n(N_T - n_T)$$

with 
$$\mathbf{n}_{\mathrm{T}} = \mathbf{N}_{\mathrm{T}} \mathbf{f}_{\mathrm{T}}$$
 and  $\mathbf{f}_{\mathrm{T}} = \left[1 + \exp \frac{(E_{\mathrm{T}} - E_{\mathrm{F}})}{kT}\right]^{-1}$ 

$$\ln \text{ equilibrium}: \frac{dn}{dt} = 0 \implies e_n = \frac{K_n n(N_T - n_T)}{n_T} = K_n n \left(\frac{1}{f_T} - 1\right) \text{ with } n = n_i \exp\left(\frac{E_F - E_i}{kT}\right)$$

$$\mathbf{e}_{n} = \sigma_{n} \mathbf{v}_{th} \mathbf{n}_{i} \exp\left(\frac{E_{T} - E_{i}}{kT}\right)$$





Detailed balance in valence band:

$$\frac{dp}{dt} = \mathbf{e}_{p} (\mathbf{N}_{T} - \mathbf{n}_{T}) - \mathbf{K}_{p} \mathbf{p} \mathbf{n}_{T}$$

In equilibrium: 
$$\frac{dp}{dt} = 0 \implies e_p = \frac{K_p p n_T}{(N_T - n_T)} = K_p p \left(\frac{1}{f_T} - 1\right)^{-1}$$
 with  $p = n_i \exp\left(\frac{E_i - E_F}{kT}\right)$ 

$$\mathbf{e}_{p} = \sigma_{p} \mathbf{v}_{th} \mathbf{n}_{i} \exp\left(\frac{E_{i} - E_{T}}{kT}\right)$$



# Charge pumping : 2<sup>nd</sup> order understanding



imec Interface trap processes occurring during one CP-cycle

# Thermal emission/recombination



= q f AG D<sub>it</sub> (
$$E_{em,e} - E_{em,h}$$
)

imec

Different energy regions associated with the four current components

(Groeseneken et al, IEEE TED, p. 42, 1984)

### Thermal emission/recombination



imec

From SRH emission theory it can be shown that Eem,h and Eem,e are given by:

$$\mathsf{E}_{\mathsf{em},\mathsf{h}}(\mathsf{t}) = \mathsf{E}_{\mathsf{i}} + \mathsf{kT} \mathsf{In}(\sigma_{\mathsf{p}} \mathsf{v}_{\mathsf{th}} \mathsf{n}_{\mathsf{i}} \mathsf{t}_{\mathsf{em},\mathsf{h}})$$

$$\mathsf{E}_{\mathsf{em},\mathsf{e}}(\mathsf{t}) = \mathsf{E}_{\mathsf{i}} - \mathsf{kT} \ln(\sigma_{\mathsf{n}} \mathsf{v}_{\mathsf{th}} \mathsf{n}_{\mathsf{i}} \mathsf{t}_{\mathsf{em},\mathsf{e}})$$

#### Assumptions:

- n.s.s. emission times are sufficiently long
- n.s.s. emission occurs only if  $V_{FB} < V_G < V_T$

$$\begin{split} t_{em, h} &= \frac{\left|V_{FB} - V_{T}\right|}{\Delta V_{A}} \times t_{r} \\ t_{em, e} &= \frac{\left|V_{FB} - V_{T}\right|}{\Delta V_{A}} \times t_{f} \\ (\text{Groeseneken et al, IEEE TED, p. 42, 1984}) \end{split}$$

SISC Tutorial 2008 | © imec 2008 | 22

### CHARGE PUMPING THEORY



 $\begin{array}{ccc} \underline{Dashed\ lines:}\\ \underline{Solid\ lines:}\\ \underline{Squares:}\end{array} & E_{em,h}\left(0\right) \ and \ E_{em,e}(0) \\ Exact\ values\ of\ E_{em,h}\ and\ E_{em,e} \\ Approximations\ for\ E_{em,h}\ and\ E_{em,e} \\ \end{array}$ 

# Charge pumping expressions



Square pulses :  
$$I_{cp} = 2 \cdot q \cdot D_{it} \cdot f \cdot A_{G} \cdot kT \cdot ln \left( v_{th} n_{i} \sqrt{\sigma_{n} \sigma_{p}} \frac{|V_{fb} - V_{t}|}{\Delta V_{G}} \sqrt{t_{r} t_{f}} \right)$$



Triangular pulses :  

$$I_{cp} = 2 \cdot q \cdot D_{it} \cdot f \cdot A_{G} \cdot kT \cdot ln \left( v_{th} n_{i} \sqrt{\sigma_{n} \sigma_{p}} \frac{|V_{fb} - V_{t}|}{\Delta V_{G}} \frac{\sqrt{\alpha (1 - \alpha)}}{f} \right)$$



### Frequency dependence



Frequency dependence of  $I_{CP}$  for square pulses and triangular pulses with  $\alpha$  = 0.5 and  $\alpha$  = 0.15.

#### imec

TR 1

### Thermal emission/recombination



For triangular pulses:

 $Q_{cp} = I_{cp}/f vs. log(f)$  is a straight line

$$\sqrt{\sigma_n \sigma_p} = \frac{1}{v_{th} n_i} \cdot \frac{\Delta V_A}{|V_t - V_{fb}|} \cdot 2f_o$$

$$D_{it} = \frac{\log e}{2 \cdot q \cdot kT \cdot A_G} \cdot Slope$$

(Groeseneken et al, IEEE TED, p. 42, 1984)

# EXPERIMENTAL RESULTS

#### Influence of





# Amplitude and reverse voltage dependence



#### Influence of high level of gate voltage pulse and of reverse voltage at source and drain

# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

# CHARGE PUMPING THEORY



Dashed lines: $E_{em,h}(0)$  and  $E_{em,e}(0)$ Solid lines:Exact values of  $E_{em,h}$  and  $E_{em,e}$ Squares:Approximations for  $E_{em,h}$  and  $E_{em,e}$ 

#### Temperature dependence of the emission levels

#### TEMPERATURE DEPENDENCE

Temperature depence of I<sub>CP</sub> is of the general form:



#### Dependence on temperature



(Van den bosch et al., IEEE TED, p. 1820, 1991) At low T, less thermal emission, hence more recombination and higher I<sub>cp</sub>

#### TEMPERATURE DEPENDENCE



SISC Tutorial 2008 © imec 2008 33

imec

# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

# Method C: Base level technique



#### Principle of the base level technique



# IMPROVEMENTS TO THE MODEL



• Experimental n-channel charge pumping characteristics
# New definition of threshold and flatband voltage for charge pumping measurements

$$\tau_{cn} = \frac{1}{\sigma_n v_{th} n_s} \qquad \qquad \tau_{cp} = \frac{1}{\sigma_p v_{th} p_s}$$

 $V_t = V_g$  where  $n_s$  is large enough for electrons to be captured in fast interface traps during the high part of the gate pulse:  $V_m$  (minority carriers)

 $V_{fb}$  =  $V_g$  where  $p_s$  is large enough for holes to be captured in fast interface traps during the low part of the gate pulse:  $V_M$  ( majority carriers )

$$n_{s} = \frac{4f}{\sigma_{n}v_{th}} \qquad p_{s} = \frac{4f}{\sigma_{p}v_{th}}$$

e.g.  $f = 100 \text{kHz}, \sigma_n = 2 \times 10^{-15} \text{cm}^2 \rightarrow n_s = 2 \times 10^{14} \text{cm}^{-3}$ 

### **Conventional definition:**

$$V_t = V_g \! \left( \Psi_s = 2\phi_F = 2\frac{kT}{q} ln \! \left( \frac{N}{n_i} \right) \right)$$

$$V_{fb} = V_g(\Psi_s = 0)$$

### **CP-definition:**

$$n_{s} = \frac{n_{i}^{2}}{N} exp(q \Psi_{s}/kT) = \frac{4f}{v_{th}\sigma_{n}} \rightarrow V_{m} = V_{g} \left(\Psi_{s} = \frac{kT}{q} ln \left(\frac{N}{n_{i}^{2}} \frac{4f}{v_{th}\sigma_{n}}\right)\right)$$

$$p = N \exp(-q \Psi_{s}/kT) = \frac{4f}{v_{th}\sigma_{p}} \rightarrow V_{M} = V_{g}(\Psi_{s} = \frac{kT}{q} ln\left(\frac{Nv_{th}\sigma_{p}}{4f}\right))$$

Comparison with conventional definitions of  $V_t$  and  $V_{fb}$ 



Difference between  $V_t$  and  $V_m$  and between  $V_{fb}$  and  $V_M$  for various doping levels N







Vm and VM vs frequency Symbols = experiment Solid lines = theory

Frequency dependence of "threshold" ( $V_m$ ) and "flatband" ( $V_M$ ) voltage



Influence of temperature on  $V_m$  and  $V_M$ 

### Influence of edge effects



 Determination of V<sub>t</sub> and V<sub>fb</sub> using MINIMOS



 Spatial dependence of V<sub>t</sub> and V<sub>fb</sub> near source and drain

# Influence of device edges





Gate pulse base level (V)

Gate pulse base level (V)

Influence of edge effects at source and drain: theory versus experiment

# Influence of device edges



Edges of base level curve contain information on the interface characteristics at S and D and at the field edges

# Influence of device edges



Fixed channel width Varying channel length

LOCOS edge sensitive

Imec



Gate pulse base level (V)

Fixed channel length Varying channel width

S/D edge sensitive

### Influence of interface trapped charge



Interface trapped charge leads to a spread in the transition regions of the base level curves



Gate pulse base level (V) Example: virgin and irradiated MOSFET

### Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral en vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

# Application: MOSFET degradation



(Heremans et al., IEEE TED, p. 1318, 1989)

Change in CP-curves under high-field Fowler-Nordheim injection

# Sensitive to non-uniform degradation



Curve I : CP of region I

Curve II : CP of region II

Curve III : CP of whole transistor

<u>Curve IV :</u> CP of whole transistor with disconnected drain

Example: positive charge and interface traps in n-channel MOSFET's

# Non-uniform degradation of MOSFET's



Example: channel hot hole injection in n-MOSFET

imec

# NON-UNIFORM DEGRADATION OF MOSFET's



Example: channel hot hole injection in p-MOSFET

# NON-UNIFORM DEGRADATION OF MOSFET's



Example: channel hot electron injection in an n-SONOS transistor

# NON-VOLATILE MEMORY CELL DEGRADATION



Floating gate memory cells



#### NON-UNIFORM DEGRADATION OF MOSFET's

#### D. Wellekens et al, IEEE TED, p. 1992, 1995



Source gate area: no degradation observed Drain gate area: interface traps and negative trapped charge observed

Degradation characteristics of split-gate transistors

#### NON-UNIFORM DEGRADATION OF MOSFET's

#### D. Wellekens et al, IEEE TED, p. 1992, 1995



Full transistor pumping with drain disconnected

Full transistor pumping with source disconnected

Degradation characteristics of split-gate transistors



58

# Charge Pumping on LDMOS devices

- 40V LDMOS
- V<sub>ge</sub> and V<sub>gh</sub> as from TCAD
- Uniform N<sub>it</sub> in thin oxide



Source

Pbody

Gate

acc

Nlub

channel

locos

Nwell

Bulk

imec

Drain

# Charge Pumping on LDMOS devices

• LDMOS stressed at  $V_{ds} = V_{gs} = 15V$  (low  $V_{ds}$ , high  $V_{gs}$ )  $\rightarrow N_{it}$  formation at the source.



#### P. Moens et al, IRPS Tutorial 2005

Imec

# Charge Pumping on LDMOS devices

LDMOS stressed at V<sub>ds</sub>=40 V<sub>gs</sub>=3V (low V<sub>gs</sub>, high V<sub>ds</sub>)
 → N<sub>it</sub> formation in accumulation region or under the birds beak.



#### P. Moens et al, IRPS Tutorial 2005

### SOI-CHARACTERIZATION





Five terminal SOI-MOSFET [Wouters et al, 1989]

Gated P-I-N diode [Elewa et al, 1988]

SOI-MOSFET Structures for charge pumping

### SOI-CHARACTERIZATION



Base level curve of the back interface

Frequency dependence of Icp for back and front interface

 SOI-MOSFET charge pumping characteristics

# Characterization of Finfet interfaces



- Sidewall interface quality important for drive current !
- Use charge pumping on gated Fin-diode with various geometries

### Characterization of fin interfaces



### Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

# Energy profiling



Emission levels can be modulated by rise/fall times or by temperature





$$D_{it}(E_{em,e}) = -\frac{1}{q \cdot A \cdot kT \cdot f} \frac{dI_{cp}}{d\ln t_f}$$
$$D_{it}(E_{em,h}) = -\frac{1}{q \cdot A \cdot kT \cdot f} \frac{dI_{cp}}{d\ln t_r}$$





Example of energy distribution of interface traps using Method 1

E<sub>c</sub> t<sub>f1</sub> t<sub>f2</sub> E<sub>v</sub>

# Varying temperature at fixed emission window $\Delta E$

(Van den bosch et al. IEEE TED, p. 1820, 1991)

$$t_{r2}/t_{r1}$$

$$t_{f1}/t_{f2}$$

$$s_{f,r} = l_{cp} (t_{f,r} 1) - l_{cp} (t_{f,r} 2)$$

$$= q \cdot A \cdot f \cdot D_{it} (E_{0}) \cdot \Delta E_{f,r}$$

$$\Delta E_{f,r} = kT \cdot ln \left(\frac{t_{f,r} 2}{t_{f,r} 1}\right)$$

$$D_{it}(E) = \frac{S_{f,r}(T)}{q \cdot f \cdot A \cdot \Delta E_{f,r}}$$

#### SISC Tutorial 2008 | © imec 2008 | 71



Example of energy distribution of interface traps using Method 2 (Spectroscopic charge pumping)


# Energy profiling: method 3



Icp vs length at midlevel t<sub>e</sub>

(Ancona and Saks, J. Appl. Phys., p. 4415, 1992)

Energy distributions of electron and hole emission and capture cross sections

# INTERFACE TRAP ENERGY DISTRIBUTIONS

#### Energy range: Bandgap can be accessed from $\pm$ 0.52 eV to $\pm$ 0.15 eV

- minimum midgap value is limited by diode reverse leakage current at high T, gate leakage current and lowest allowable measurement frequency
- midgap region is addressed by the variable base level CP-technique

#### Sensitivity:

Measurement sensitivity is in the range of 10<sup>9</sup> - 10<sup>10</sup> cm<sup>-2</sup> eV<sup>-1</sup> depending on transistor size and resolution of the current meter

 in the integral form, the sensitivity of CP can be as high as 10<sup>8</sup> cm-2 eV-1, which is two order of magnitudes better than other interface characterization techniques (CV, conductance)

Energy resolution:

Energy resolution is in the order of kT, and thus improves at lower temperatures

# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

# Lateral profiling: method 1



First class of methods: scan the lateral distance by increasing the space charge region around source and drain (increase Vr

# Lateral profiling:method 2

Second class of methods:

Get information on lateral profile from change of transition edges of base level or amplitude scans

Tsuchiaki et al., IEEE TED, p. 1768, 1993 Chim et al., J. Appl. Phys., vol. 81, p. 1992, 1997 Furnemont et al., IEEE EDL, p. 276, 2007



# Lateral profiling: method 2



Tsuchiaki et al., IEEE TED, p. 1768, 1993 Chim et al., J. Appl. Phys., vol. 81, p. 1992, 1997 Furnemont et al., IEEE EDL, p. 276, 2007

Lateral profiles of Dit and Dot are extracted from change in transition edges of base level curves

# Vertical profiling



(Paulsen et al., IEEE TED, p. 1213, 1994)

**Method:** fill traps deeper into the oxide by increasing the time available for trapping ( $t_h$  and  $t_l$ ), i.e. decreasing the frequency

# Vertical profiling



FIG. 2.  $Q_{\rm cp}(f)$  curves recorded from a stressed device under bias corresponding to the maximum of the  $I_{\rm cp}(V_l)$  at  $V_{\rm sw}=C^{ste}$  curves:  $\bullet: V_h=0.3$  V and  $V_l=-1.7$  V;  $\Box: V_h=0.4$  V and  $V_l=-2.1$  V;  $A: V_h=0.6$  V and  $V_l=-2.4$  V;  $O: V_h=0.8$  V and  $V_l=-2.7$  V.

FIG. 3. Slow trap concentration profiles extracted from the data points of Fig. 2, using Eqs. (12) and (15). CP results are compared with a profile obtained using drain CT measurements.

 $\int d_{ox}$ 

$$\sigma_n(\mathbf{x}) = \sigma_n(0) \cdot \exp(-\mathbf{x}/\lambda_e)$$

$$Q_{\text{cpt}} = qA\Delta E \int_0 N_t(x)\Delta F(x)dx$$

$$\sigma_p(\mathbf{x}) = \sigma_p(0) \cdot \exp(-\mathbf{x}/\lambda_h)$$

$$\Delta F(x) \approx \frac{\{1 - \exp[-c_n(x)/2f]\}\{1 - \exp[-c_p(x)/2f]\}}{1 - \exp\{-[c_n(x)/2f] - [c_p(x)/2f]\}}$$

Maneglia and Bauza, J. Appl. Phys., vol 79, p. 4187, 1996

#### imec

ст

## More accurate analysis



M. Masuduzzaman et al, TED Dec 2008

## More accurate analysis



# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

#### What is a geometric component ?



(Brugler & Jespers, 1969)

If part of the free minority carriers are recombining with majority carriers, they will be measured as Icp, and cannot be distinguished from carriers that recombine at interface traps



#### How to avoid a geometric component? geometric component



- Use of long fall and rise times: > 10ns (e.g. triangular pulses)
- Use of reverse voltage at source and drain
- Avoid unfavorable transistor geometry: W/L>1, small

• Switching off of a MOSFET from inversion to accumulation



G. Van den bosch et al., IEEE EDL, p. 107, 1993

#### Model lateral drift/diffusion phase



 $L = 100 \mu m$ 

caused by concentration

$$\overline{n_{inv}}(t) = \frac{8n_{inv}(0)}{\pi^2} \exp(\frac{\pi^2 D_n}{L_g^2} t)$$

G. Van den bosch et al., IEEE EDL, p. 107, 1993

Geometric component as a function of Channel length and pulse transition time



# • Influence of pulse transition time

Influence of channel length

G. Van den bosch et al., IEEE EDL, p. 107, 1993

# Inversion CP can measure inversion charge density in MOSFET



Geometric component has been used to extract inversion charge in high k MOSFET's, as a replacement of Split-CV measurements (to avoid charge trapping effects)

# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

# Impact of scaling oxide thickness



Classical Charge Pump Technique not suitable for ultra-thin oxides due to dominance of gate leakage current !

# Impact of gate leakage on CP

imec



SISC Tutorial 2008 | © imec 2008 | 95

### RF- Charge Pumping: increase the frequency



Alternative solution: increase the frequency. RF-CP

Issue with calculating the gate voltage waveform: gate impedance is dependent on voltage ! More details: G. Sasse et al. ICMTS 2005



Figure 2: Estimated gate voltage waveform and the harmonic content of the time-varying signal. The voltage is calculated at a frequency of 1 GHz, input power of 9.3 dBm and applied bias voltage of -0.5 V.

#### SISC Tutorial 2008 | © imec 2008 | 96

# RF- Charge pumping method



At the highest frequencies (>100MHz) the normal voltage and frequency dependence for CP is restored

# On-chip circuit to study AC NBTI up to GHz range



divider = 1, 2, 4, 8, 16, 64, 256 (~7 MHz – 2 GHz)

Lower frequencies supplied externally

# Circuit allows Charge Pumping in GHz range



Increase in  $N_{it}$  after AC NBTI stress observed.

# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral en vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- 11. Single trap characterization
- 12. CP in high k gate stacks

# Single trap characterisation



Continuous distributions:

For N individual traps:

$$l_{cp} = f q A_G D_{it}(E)^2 E$$

 $D_{it}=10^{9}$  cm<sup>-2</sup>eV<sup>-1</sup>, W=L=0.5µm N = 2.5 traps at 3 MHz:  $I_{cp} = 0.48$  pA/trap



# Single trap characterisation



(Groeseneken et al., IEEE TED, p. 940, 1996)

Base level CP-curve, showing stepwise behavior due to individual traps Creation of 1 single trap by a short hot carrier stress @ Vg=1.35V, Vd=3.5V

# Single trap characterisation



(Saks et al, Appl. Phys. Lett., p. 1383, 1996)

CP-curve for a MOSFET with 2 traps only (f=1MHz) Qcp vs. rise/fall time shows exponential decay by SRHelectron emission with τ=1.7μs

# Outline

- 1. Introduction
- 2. Basic CP-principle
- 3. Second order model
- 4. Temperature dependence
- 5. Base level edges
- 6. MOSFET degradation
- 7. Energy distribution
- 8. Lateral and vertical profiling
- 9. Geometric components
- 10. Effects of oxide thickness scaling
- **11.** Single trap characterization
- 12. CP in high k gate stacks

# Charge pumping on high k



Amplitude sweep (at fixed base level) is used to measure charge in HfO<sub>2</sub> layer



Amplitude sweep CP-level is not constant for toplevel > Vt: points to bulk trap states contributing to CP-signal !

 $10^{13} O_3$  clean, 3 nm HfO<sub>2</sub>, PDA: N<sub>2</sub> at 600 °C

10<sup>-3</sup>

-0.5 0.0

Vpeak (V)

**Δ** V<sub>G</sub>=2.0V

10<sup>-5</sup>

Charging Time (s)

20

cu<sup>-2</sup>

(cycle<sup>-1</sup>

10<sup>12</sup>

10<sup>11</sup>

 $10^{9}$ 

ັບ 10<sup>10,</sup> Z 10<sup>12</sup>

10<sup>11</sup>

10<sup>-7</sup>

-**--**- 1 ms

Charging Time:

50 μs

-5 μs

-<del>⊽-</del> 0.5 μs

-2.0 -1.5 -1.0

z<sup>6</sup>10<sup>11</sup>

cycle<sup>-1</sup>cm<sup>-2</sup>

Amount of traps measurable depends on amplitude and frequency of the CP gate voltage pulse

 $N_{CP} \sim 3 \cdot 10^{12} \mbox{ cm}^{-2}$  for a 1 ms charging time and a  $V_{peak}$  of 2V)

=-1\/

base

**Oxide control:** 

1.5 2.0

—**—** 5 μs

1.0

0.5

imec

# Bulk trap Charge Pumping



# Charge pumping on high k

During t<sub>H</sub> bulk states can also be occupied through tunneling

During t<sub>L</sub> bulk states can also be emptied through tunneling and recombine



Bulk charge pumping

- happens during  $t_{\rm H}$  and  $t_{\rm L}$
- The longer  $t_{\rm H}$  and  $t_{\rm L},$  the further away from the interface traps can participate in the charge pumping
- charge/cycle depends  $t_{\rm H}, t_{\rm L},$  in other words on frequency

# Charge pumping can sense high-k trap density



### Inversion

interface traps are filled with electrons during voltage ramp (conventional CP) Pumping) High-k bulk traps are also filled through tunneling during  $t_{\mu}$ 

# Accumulation

Interface states are emptied and electrons recombine during voltage ramp-down High-k bulk states are also emptied by tunneling and electrons recombine during t

# Variable amplitude Charge Pumping can scan trap energy spectrum



Traps close to SiO<sub>2</sub>/high-k are sensed  $\implies$  Measure D<sub>eff</sub> (in eV<sup>-1</sup>cm<sup>-2</sup>)

# Defect 'band' near HfO<sub>2</sub> conduction band edge



# Charge pumping to sense high-k bulk traps


# Frequency scan for bulk states



Interface states at high frequency The lower the frequency, the more bulk traps

# Principle of distance and energy scanning



Two main parameters: charge time and amplitudeParameters1) the trap distance from the injecting interface  $\rightarrow t_{ch}$  controlledParameters2) the trap energy level  $\rightarrow V_A$  controlledCompletelySeparated !

# Variable t<sub>charge</sub>-t<sub>discharge</sub> charge pumping (VT<sup>2</sup>CP)



# Basic interpretation VT<sup>2</sup>CP



116

# Application example 1: $VT^2CP$ to characterize process dependence of defects in $SiO_2$ and high-k



Position information of dielectric quality

## Modeling scanning distance - Consistent with measured data



# Various regions accessible dependent on channel length



A = 'classical' charge pumping mode

B = quasi-geometric component (only for long channel lengths)

M. Masuduzzaman et al, TED Dec 2008

#### CONCLUSIONS

- Charge pumping is a powerful tool for MOSFET Interface characterization
- Based on a thorough insight in the physical mechanisms that are governing the charge pumping current, the interpretation of the results has been improved over the last decade, leading to a widespread use of the technique
- Charge pumping allows to determine mean values of interface trap density as well as energy distributions over a large part of the semiconductor energy gap
- Charge pumping allows to determine both uniform and non-uniform degradation damage in small area MOSFET's
- Charge pumping has proven its potentials in various fields, such as MOSFET-reliability, non-volatile memory cell characterization, SOI MOSFET characterization, radiation damage, a.s.o

This is all I had this evening my dear I hope that everything I told you was clear And if it wasn't, I'm sorry But let me tell you, don't worry It will become much simpler after a beer

# Thank you



# Model for instabilities in high k dielectrics



**Basic features:** 

- At flatband condition defect band is located above Ec in the Si
- Defect band near the SiO2 layer moves 'fast' with Vg:

 $dE/q = dV_g \cdot (t_{SiO2}/EOTstack)$ 

- Efficient charging for positive gate bias
- Efficient discharging for negative gate bias

### $V_t$ -instability in SiO<sub>2</sub>/HfO<sub>2</sub> stacks: Comparison of Pulsed and `DC' measurements



 $V_{t}$  instability due to charging is underestimated by 'DC' measurements

Charging is leaking out during slow measurements For application, pulsed measurements more relevant

# A. Kerber et al, IRPS 2003